



## Arm<sup>®</sup> DSU (MP135)

### Software Developer Errata Notice

Date of issue: 21-Apr-2023


Non-Confidential

Document version: 3.0

Copyright © 2020, 2022-2023 Arm<sup>®</sup> Limited (or its affiliates). All rights reserved.

Document ID: SDEN-2001827

This document contains all known errata since the r4p2 release of the product.



## Non-confidential proprietary notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <https://www.arm.com/company/policies/trademarks>.

Copyright © 2020, 2022-2023 Arm® Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

## Confidentiality status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

## Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on Arm<sup>®</sup> DSU (MP135), create a ticket on <https://support.developer.arm.com>.

To provide feedback on the document, fill the following survey: <https://developer.arm.com/documentation-feedback-survey>.

## Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

If you find offensive language in this document, please email [terms@arm.com](mailto:terms@arm.com).

# Contents

<b>Introduction</b>	<b>5</b>
Scope	5
Categorization of errata	5
<b>Change Control</b>	<b>6</b>
<b>Errata summary table</b>	<b>7</b>
<b>Errata descriptions</b>	<b>8</b>
Category A	8
Category A (rare)	8
Category B	9
1327550 Incorrect ordering of Clean to the Point of Persistence	9
Category B (rare)	10
Category C	11
2855270 Interconnect bus errors during write back not recorded in RAS registers	11
2714521 Interconnect DErr on dirty data not reported in RAS registers	12
1758329 Incorrect ordering after change in cacheability	13

# Introduction

## Scope

This document describes errata categorized by level of severity. Each description includes:

- The current status of the erratum.
- Where the implementation deviates from the specification and the conditions required for erroneous behavior to occur.
- The implications of the erratum with respect to typical applications.
- The application and limitations of a workaround where possible.

## Categorization of errata

Errata are split into three levels of severity and further qualified as common or rare:

<b>Category A</b>	A critical error. No workaround is available or workarounds are impactful. The error is likely to be common for many systems and applications.
<b>Category A (Rare)</b>	A critical error. No workaround is available or workarounds are impactful. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
<b>Category B</b>	A significant error or a critical error with an acceptable workaround. The error is likely to be common for many systems and applications.
<b>Category B (Rare)</b>	A significant error or a critical error with an acceptable workaround. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
<b>Category C</b>	A minor error.

# Change Control

Errata are listed in this section if they are new to the document, or marked as "updated" if there has been any change to the erratum text. Fixed errata are not shown as updated unless the erratum text has changed. The [errata summary table](#) identifies errata that have been fixed in each product revision.

## 21-Apr-2023: Changes in document version v3.0

ID	Status	Area	Category	Summary
<a href="#">2855270</a>	New	Programmer	Category C	Interconnect bus errors during write back not recorded in RAS registers

## 05-Aug-2022: Changes in document version v2.0

ID	Status	Area	Category	Summary
<a href="#">2714521</a>	New	Programmer	Category C	Interconnect DErr on dirty data not reported in RAS registers

## 02-Nov-2020: Changes in document version v1.0

ID	Status	Area	Category	Summary
<a href="#">1327550</a>	New	Programmer	Category B	Incorrect ordering of Clean to the Point of Persistence
<a href="#">1758329</a>	New	Programmer	Category C	Incorrect ordering after change in cacheability

# Errata summary table

The errata associated with this product affect the product versions described in the following table.

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">1327550</a>	Programmer	Category B	Incorrect ordering of Clean to the Point of Persistence	r4p2	Open
<a href="#">2855270</a>	Programmer	Category C	Interconnect bus errors during write back not recorded in RAS registers	r4p2	Open
<a href="#">2714521</a>	Programmer	Category C	Interconnect DErr on dirty data not reported in RAS registers	r4p2	Open
<a href="#">1758329</a>	Programmer	Category C	Incorrect ordering after change in cacheability	r4p2	Open

# Errata descriptions

## Category A

There are no errata in this category.

## Category A (rare)

There are no errata in this category.

## Category B

### 1327550

### Incorrect ordering of Clean to the Point of Persistence

#### Status

Affects: DSU

Fault Type: Programmer Category B

Fault Status: Present in r4p2. Open.

#### Description

When using Cortex-A55 cores, Cortex-A75 cores or multithreaded cores with certain uncommon memory types that are not cached in the cluster, the DSU might perform a data cache clean to the Point of Persistence before a store instruction to the same address, even when the Armv8.2 architecture requires that these instructions occur in program order. Other types of maintenance instruction are not affected.

#### Configurations Affected

This erratum affects configurations where:

- The DSU cluster contains at least one Cortex-A55 core, Cortex-A75 core or multithreaded core.
- The DSU input signal **BROADCASTPERSIST**=1, indicating that the system implements the Point of Persistence.

#### Conditions

1. A Cortex-A55 core, Cortex-A75 core or a multithreaded core executes a store instruction to memory that is one of the following memory types:
  - Inner Write-Back, Outer Write-Through.
  - Inner Write-Back, Outer Non-cacheable.
  - Inner Write-Through, Outer Write-Back.
  - Inner Write-Through, Outer Write-Through.
  - Inner Write-Through, Outer Non-cacheable.
2. The same core subsequently executes the AArch64 data cache clean to the Point of Persistence instruction (**DC CVP**) to the same cache line address without a **DMB** or **DSB** instruction in between.

#### Implications

These memory types are not expected to be common, so most software should not be affected. If these memory types are used, then the Clean to the Point of Persistence might occur before the store instruction, so the cache maintenance operation does not guarantee that the store has reached the Point of Persistence. As a result, some stores might not have reached persistent memory when software believes they have, which might lead to corruption during powerdown or power failure.

The DSU master ports indicate that all these memory types are Non-cacheable, so there is no impact on any system cache.

## Workaround

If possible, software should map persistent memory using the Inner Write-Back, Outer Write-Back or Inner Non-Cacheable, Outer Non-Cacheable memory types. If this is not possible, then software can work around this issue by inserting a **DMB** instruction before a **DC CVAAP** instruction, which ensures that any previous stores are ordered before it.

## Category B (rare)

There are no errata in this category.

## Category C

2855270

### Interconnect bus errors during write back not recorded in RAS registers

#### Status

Fault Type: Programmer Category C  
Fault Status: Present in r4p2. Open.

#### Description

When the DSU is writing back data to the system interconnect, errors from the interconnect might not be reported in the DSU RAS Error Record Registers.

#### Configurations Affected

This erratum affects all configurations of the DSU except Direct connect configurations.

#### Conditions

1. The DSU starts a WriteBackFull, WriteCleanFull, or cacheable WriteNoSnpFull transaction to the interconnect. This might be caused by an internally generated transaction, by a CPU transaction, or by an ACP transaction.
2. The interconnect returns an error response, indicating there has been an error during the transaction. For a CHI interconnect, the error response might be NDErr or DErr. For AXI or ACE interconnects, the error response might be SLVERR or DECERR.

#### Implications

The DSU will complete the transaction and will transfer the dirty data to the interconnect. The DSU RAS Error Record Registers are not updated to report the error from the interconnect. If the interconnect might lose the dirty data due to the error, the dirty data might be lost without this being reported in the DSU RAS registers.

The original cause of the error happened outside of the DSU, so this should have been logged by the component that detected the error. Therefore, the system should be able to detect the potential data loss.

#### Workaround

No workaround is necessary.

## 2714521

### Interconnect DErr on dirty data not reported in RAS registers

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r4p2. Open.

#### Description

Some errors reported by the interconnect on reads that allocate to L3 will not be reported in the DSU RAS Error Record Registers.

#### Configurations Affected

This erratum affects configurations of the DSU with at least one CHI master port configured. It does not affect Direct connect configurations.

It also requires the interconnect to use DErr responses rather than the poison support on CHI.

#### Conditions

1. Either of the following occurs:
  - The DSU requests a linefill that allocates to L3. This could be generated from a PRFM instruction targeting L3 or, on some cores, the hardware prefetcher can generate these requests.
  - The interconnect sends a stashing snoop to the DSU and the DSU responds by requesting a Data Pull.
2. The interconnect returns dirty data with a DErr response indicating that there is an error in the data.

#### Implications

The DSU will not allocate the line to L3 because of the error, and so the dirty data will be discarded. The DSU RAS Error Record Registers are not correctly updated to indicate that the dirty data was lost. The original cause of the error happened outside of the DSU and should have been logged by the component that detected the error, although, this might have been recorded as a deferred error. For systems that use DErr responses, there might be a negligible increase in overall system failure rate because of this erratum. However, any system where RAS is particularly important would be expected to use the poison field rather than signal a DErr, since the poison allows the line to be allocated into L3 and the error can remain deferred.

#### Workaround

No workaround is necessary.

## 1758329

### Incorrect ordering after change in cacheability

#### Status

Affects: DSU  
Fault Type: Programmer Category C  
Fault Status: Present in r4p2. Open.

#### Description

If the memory type of an address region is changed from Cacheable to Non-cacheable, and then back again, and rare microarchitectural conditions occur, then stale data might be observed in a cache.

#### Configurations Affected

This erratum affects all configurations except Direct Connect configurations.

#### Conditions

1. An address region of memory is marked in the translation tables as Write-Back Cacheable memory.
2. The hardware prefetcher starts a data prefetch to an address within this region. This must generate a StashOnce CHI transaction from the core to the DSU, and in some cases the DSU might pass the StashOnce on to the interconnect if the DSU is configured with a CHI master.
3. The translation tables are updated to change the memory type to Non-cacheable or Device memory. This would involve a break-before-make sequence.
4. A sequence of cache clean and invalidate instructions are executed to ensure that any Cacheable data in the memory region does not remain in the caches.
5. The StashOnce transaction and the clean and invalidate transaction to the same address get reordered within the DSU or externally if the StashOnce was sent to the interconnect. This means that the StashOnce transaction can cause the line to be allocated into the cache after the cache maintenance has completed.
6. A core or other master in the system writes to the region that is now marked Non-cacheable or Device.
7. The translation tables are changed a second time, to mark the memory as Write-Back Cacheable again.
8. A load instruction is executed. The load might observe the stale data that was prefetched into the cache, rather than the Non-cacheable data that was written.

#### Implications

The above sequence is very specific and would typically take a very long time to execute. It requires that the StashOnce transaction is started before the translation table modification, yet does not complete until after both the translation table modification and the cache maintenance. Additionally, the StashOnce and cache maintenance transactions must be reordered by the DSU or interconnect, and this is an unlikely event, especially if they are not started at a similar time. Therefore the combination of these conditions is going to be extremely rare. Furthermore, the change in memory type implies a change of use of the memory, and many such changes of use will not require preservation of the data between uses.

## Workaround

No workaround is necessary.

Note that this erratum is caused by a deficiency in the CHI architecture and will be corrected in CHI Issue D onward.